

# TPL7407L 40V 7 通道低侧驱动器

查询样片: TPL7407L

## 特性

- 600mA 额定漏极电流(每通道)
- 7 通道达灵顿 (Darlington) 阵列(例如 ULN2003A)的 CMOS 引脚到引脚改进
- 功耗(极低 V<sub>OL</sub>)
  - 电流为 100mA 时, V<sub>OL</sub> 低于达灵顿 (Darlington) 阵列的四分之一
- 每通道小于 10nA 的极低输出泄露
- 扩展环境温度范围:
   T<sub>A</sub> = -40°C 至 125°C
- 高压输出 40V
- 与 1.8V 至 5.0V 微控制器和逻辑接口兼容
- 用于感应反冲保护的内部自振荡二极管
- 输入下拉电阻器可实现三态输入驱动器
- 用来消除嘈杂环境中寄生运行的输入电阻电容 (RC) 缓冲器
- 电感负载驱动器应用
- 静电放电 (ESD) 保护性能超过 JESD 22 规范要求
  - 2kV 人体模型 (HBM), 500V 充电器件模型 (CDM)
- 采用 16 引脚小外形尺寸集成电路 (SOIC) 和薄型小 外形尺寸 (TSSOP) 封装

## 应用范围

- 电感负载
  - 继电器
  - 单极步进 & 有刷直流电机
  - 螺线管 & 阀门
- 发光二极管 (LED)
- 逻辑电平位移
- 栅极 & 绝缘栅双极型晶体管 (IGBT) 驱动

## 说明


TPL7407L 是一款高压、高电流 NMOS 晶体管阵列。这个器件包含 7 个特有高压输出的 NMOS 晶体管,这些晶体管具有针对开关电感负载的共阴极钳位二极管。一个单个 NMOS 通道的最大漏极电流额定值为600mA。增加的全新稳压和驱动电路在整个通用输入输出 (GPIO) 范围内 (1.8V-5.0V) 提供最大驱动强度。可将这些晶体管并联以实现更高的电流能力。

TPL7407L 的主要优势是其经提升的效率以及低于双极达灵顿 (Darlington) 器件的泄露值。 借助于较低的 V<sub>OL</sub>, 功率耗散比传统中继驱动器少一半, 每通道的电流少于 250mA。

#### 器件信息

订货编号	封装(引脚)	封装尺寸
TPL7407L	SOIC (16)	9.9mm x 3.91mm
TPL7407L	TSSOP (16)	5.0mm x 4.4mm

#### 简化电路原理图






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## TERMINAL CONFIGURATION AND FUNCTIONS



#### **Terminal Functions**

TE	RMINAL	DESCRIPTION
NAME	NUMBER	DESCRIPTION
IN(X)	1, 2, 3, 4, 5, 6, 7	GPIO inputs that will drive the outputs "low" (or sinnk current) when driven "high"
OUT(X)	16, 15, 14, 13, 12, 11, 10	Driver output that sinks currents after input is driven "high"
COM	9	Supply PIn that should be tied to 8.5V or higher for proper operation
GND	8	Ground pin

## **Specifications**

## Absolute Maximum Ratings(1)

at 25°C free-air temperature (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>OUT</sub>	Pins OUT1-OUT7 to GND voltage	-0.3	42	V
V <sub>OK</sub>	Ouput Clamp diode reverse voltage <sup>(2)</sup>	-0.3	42	V
$V_{COM}$	COM pin voltage <sup>(2)</sup>	-0.3	42	V
$V_{IN}$	Pins IN1-IN7 to GND voltage (2)	-0.3	30	V
I <sub>DS</sub>	Continuous drain current per channel (3) (4)		600	mA
I <sub>OK</sub>	Output clamp current		500	mA
I <sub>GND</sub>	Total continuous GND-terminal current		-2	Α
T <sub>A</sub>	Operating free-air temperature range	-40	125	°C
$T_{J}$	Operating virtual junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature range	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> All voltage values are with respect to the GND/substrate terminal, unless otherwise noted.

<sup>(3)</sup> Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



## **Thermal Information**

		TPL	7407L	
	THERMAL METRIC <sup>(1)</sup>	SOIC (D)	TSSOP (PW)	UNIT
		16 PINS	16 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	91.9	115.2	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	50.1	49.5	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance	49.4	60.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	18.6	8.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	49.1	60.2	°C/W
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

# **Recommended Operating Conditions**

Over operating temperature range

		MIN	NOM MAX	UNIT
V <sub>OUT</sub>	OUT1- OUT7 pin voltage for recommended operation	0	40	V
V <sub>COM</sub>	COM pin voltage range for full output drive	8.5	40	V
V <sub>IL</sub>	IN1- IN7 input low voltage ("Off" high impedance output)		0.9	V
V <sub>IH</sub>	IN1- IN7 input high voltage ("Full Drive" low impedance output)	1.5		V
TJ	Operating virtual junction temperature	-40	125	°C
I <sub>DS</sub>	Continuous drain current	0	500	mA

## **Electrical Characteristics**

 $T_{J} = -40$ °C to 125°C; Typical Values at  $T_{A} = T_{J} = 25$ °C

J	o, Typical Values at T <sub>A</sub> =T <sub>J</sub> = 25 0						
	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
V (V)	OUT1- OUT7 low-level output		$I_D = 100 \text{ mA}$		200	320	mV
V <sub>OL</sub> (V <sub>DS</sub> )	voltage		$I_D = 200 \text{ mA}$		420	650	mv
$I_{OUT(OFF)}  (I_{DS\_OFF})$	OUT1- OUT7 OFF-state leakage current	V <sub>OUT</sub> = 24V,	V <sub>IN</sub> ≤ 1.0V		10	500	nA
$V_{F}$	Clamp forward voltage	I <sub>F</sub> = 200 mA				1.4	V
I <sub>IN(off)</sub>	IN1- IN7 Off-state input current	V <sub>INX</sub> = 0V	V <sub>OUT</sub> =40V			500	nA
I <sub>IN(ON)</sub>	IN1- IN7 ON state input current	V <sub>INX</sub> =1.5V-5.0V				10	μΑ
I <sub>COM</sub>	Static current flowing through COM pin	V <sub>COM</sub> =8.5V-40V			15	25	μΑ


# **Switching Characteristics**

Typical Values at T<sub>A</sub>=T<sub>.l</sub>= 25°C

. , , ,	ar raidee at . A . J = e e					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	V <sub>INX</sub> ≥1.65V, Vpullup=24V, Rpull-up = 48Ω		350		ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	V <sub>INX</sub> ≥1.65V, Vpullup=24V, Rpull-up = 48Ω		350		ns
Ci	Input capacitance	$V_I = 0,$ $f = 100KHz$		5		pF



## **Typical Characteristics**







Figure 1. V<sub>OL</sub> (V<sub>DS</sub>)

Figure 2. Flyback Diode Forward Voltage








Figure 3. Maximum Output Current vs. Temperature (SOIC)

Figure 4. Maximum Output Current vs. Temperature (TSSOP)

Channel Current De-Rating @70°C (D Package)





0.55 A

0.50 A

0.45 A

0.40 A

0.35 A

0.30 A

0.25 A

-N=3

-N=4

-N=6

-N=7



## **Typical Characteristics (continued)**




Figure 7. PW Package Maximum Collector Current Vs. Duty Cycle at 25°C

Figure 8. PW Package Maximum Collector Current Vs. Duty Cycle at 70°C



#### APPLICATION AND IMPLEMENTATION

#### TTL and other Logic Inputs

TPL7407L input interface is specified for standard 1.8V and 5V CMOS logic interface and can tolerate up to 30V. At any input voltage the output drivers will be driven at it's maximum when Vcom is greater than or equal to 8.5V.

## Input RC Snubber

TPL7407L features an input RC snubber that helps prevent spurious switching in noisy environment. Connect an external  $1k\Omega$  to  $5k\Omega$  resistor in series with the input to further enhance TPL7407L's noise tolerance.

## **High-impedance Input Drivers**

TPL7407L features a  $1M\Omega$  input pull-down resistor. The presence of this resistor allows the input drivers to be tristated. When a high-impedance driver is connected to a channel input the TPL7407L detects the channel input as a low level input and remains in the OFF position. The input RC snubber helps improve noise tolerance when input drivers are in the high-impedance state.

## **On-chip Power Dissipation**

Use the below equation to calculate TPL7407L on-chip power dissipation P<sub>D</sub>:

$$P_{D} = \sum_{i=1}^{N} V_{OLi} \times I_{Li}$$

Where:

N is the number of channels active together.

VOLi is the OUT, pin voltage for the load current ILi.

(1)

## **Thermal Reliability**

It is recommended to limit TPL7407L IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation. Use the following equation to calculate the maximum allowable on-chip power dissipation for a target IC junction temperature:

$$PD_{(MAX)} = \left(T_{J(MAX)} - T_{A}\right) \theta_{JA}$$

Where:

 $T_{J(MAX)}$  is the target maximum junction temperature.

T<sub>A</sub> is the operating ambient temperature.

 $\theta_{\text{JA}}$  is the package junction to ambient thermal resistance.

(2)

## **Improving Package Thermal Performance**

 $\theta_{JA}$  value depends on the PC board layout. An external heat sink and/or a cooling mechanism, like a cold air fan, can help reduce  $\theta_{JA}$  and thus improve device thermal capabilities. Refer to TI's design support web page at www.ti.com/thermal for a general guidance on improving device thermal performance.



## **Application Examples**

## **Unipolar Stepper Motor Driver**

Figure 9 shows an implementation of TPL7407L for driving a uniploar stepper motor. The unconnected input channels can be used for other functions. When an input pin is left open the internal  $1M\Omega$  pull down resistor pulls the respective input pin to GND potential. For higher noise immunity use an external short across an unconnected input and GND pins. The COM pin must be tied to the supply of whichever inductive load is being driven for the driver to be protected by the free-wheeling diode.




Figure 9. TPL7407L as a Stepper Motor Driver



#### **Multi-Purpose Sink Driver**

When configured as per Figure 10 TPL7407L can be used as a multi-purpose driver. The output channels can be tied together to sink more current. TPL7407L can easily drive motors, relays & LEDs with little power dissipation. COM must be tied to highest load voltage, which may or may not be same as inductive load supply.




Figure 10. TPL7407L Multi-Purpose Sink Driver Application



## 24V Relay Driver

To drive lower resistance relays, like  $<48\Omega$ , connect two or more adjacent channels in parallel as shown in Figure 11. Connecting several channels in parallel lowers the channel output resistance and increases the drive current. TPL7407L can be used for driving 12V, 24V & 36V relays with similar a implementation.




Figure 11. TPL7407L Driving 24V Relays



## **REVISION HISTORY**

Cł	nanges from Origina	(January 2014) to Revision A	Page
•	初次发布完整版本。		1



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPL7407LDR	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	TPL7407L	Samples
TPL7407LPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	TPL7407L	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPL7407LDR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
TPL7407LPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 17-Jul-2020



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPL7407LDR	SOIC	D	16	2500	364.0	364.0	27.0
TPL7407LPWR	TSSOP	PW	16	2000	364.0	364.0	27.0

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司